A scheduler synthesis methodology for joint SW/HW design exploration of SoC

Ismail Assayad, Sergio Yovine. A scheduler synthesis methodology for joint SW/HW design exploration of SoC. Design Autom. for Emb. Sys., 14(2):75-103, 2010. [doi]

Abstract

Abstract is missing.