Parallelism to reduce power consumption on FPGA spatiotemporal image processing

Walid Atabany, Patrick Degenaar. Parallelism to reduce power consumption on FPGA spatiotemporal image processing. In International Symposium on Circuits and Systems (ISCAS 2008), 18-21 May 2008, Sheraton Seattle Hotel, Seattle, Washington, USA. pages 1476-1479, IEEE, 2008. [doi]

Authors

Walid Atabany

This author has not been identified. Look up 'Walid Atabany' in Google

Patrick Degenaar

This author has not been identified. Look up 'Patrick Degenaar' in Google