400 Gb/s Programmable Packet Parsing on a Single FPGA

Michael Attig, Gordon J. Brebner. 400 Gb/s Programmable Packet Parsing on a Single FPGA. In 2011 ACM/IEEE Symposium on Architectures for Networking and Communications Systems (ANCS), Brooklyn, NY, USA, October 3-4, 2011. pages 12-23, IEEE, 2011. [doi]

Authors

Michael Attig

This author has not been identified. Look up 'Michael Attig' in Google

Gordon J. Brebner

This author has not been identified. Look up 'Gordon J. Brebner' in Google