Verification of VHDL Designs Using VAL

Larry M. Augustin, Benoit A. Gennart, Youm Huh, David C. Luckham, Alec G. Stanculescu. Verification of VHDL Designs Using VAL. In DAC. pages 48-53, 1988. [doi]

Abstract

Abstract is missing.