Impact of the RT-level architecture on the power performance of tunnel transistor circuits

Maria J. Avedillo, Juan Núñez. Impact of the RT-level architecture on the power performance of tunnel transistor circuits. I. J. Circuit Theory and Applications, 46(3):647-655, 2018. [doi]

Authors

Maria J. Avedillo

This author has not been identified. Look up 'Maria J. Avedillo' in Google

Juan Núñez

This author has not been identified. Look up 'Juan Núñez' in Google