Impact of the RT-level architecture on the power performance of tunnel transistor circuits

Maria J. Avedillo, Juan Núñez. Impact of the RT-level architecture on the power performance of tunnel transistor circuits. I. J. Circuit Theory and Applications, 46(3):647-655, 2018. [doi]

Abstract

Abstract is missing.