Time and Power optimizations in FPGA-based architectures for polyphase channelizers

Mehmood-ur-Rehman Awan, Fred Harris, Peter Koch. Time and Power optimizations in FPGA-based architectures for polyphase channelizers. In Conference Record of the Forty Fifth Asilomar Conference on Signals, Systems and Computers, ACSCC 2011, Pacific Grove, CA, USA, November 6-9, 2011. pages 914-918, IEEE, 2011. [doi]

Authors

Mehmood-ur-Rehman Awan

This author has not been identified. Look up 'Mehmood-ur-Rehman Awan' in Google

Fred Harris

This author has not been identified. Look up 'Fred Harris' in Google

Peter Koch

This author has not been identified. Look up 'Peter Koch' in Google