Feasible Delay Bound Definition

Nadine Azémard, M. Aline, Philippe Maurine, Daniel Auvergne. Feasible Delay Bound Definition. In Michel Robert, Bruno Rouzeyre, Christian Piguet, Marie-Lise Flottes, editors, SOC Design Methodologies, IFIP TC10/WG10.5 Eleventh International Conference on Very Large Scale Integration of Systems-on/Chip (VLSI-SOC 01), December 3-5, 2001, Montpellier, France. Volume 218 of IFIP Conference Proceedings, pages 325-335, Kluwer, 2001.

Authors

Nadine Azémard

This author has not been identified. Look up 'Nadine Azémard' in Google

M. Aline

This author has not been identified. Look up 'M. Aline' in Google

Philippe Maurine

This author has not been identified. Look up 'Philippe Maurine' in Google

Daniel Auvergne

This author has not been identified. Look up 'Daniel Auvergne' in Google