Chip Level Simulation of Substrate Noise Coupling and Interference in RF ICs with CMOS Digital Noise Emulator - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Naoya Azuma, Shunsuke Shimazaki, Noriyuki Miura, Makoto Nagata, Tomomitsu Kitamura, Satoru Takahashi, Motoki Murakami, Kazuaki Hori, Atsushi Nakamura, Kenta Tsukamoto, Mizuki Iwanami, Eiji Hankui, Sho Muroga, Yasushi Endo, Satoshi Tanaka, Masahiro Yamaguchi. Chip Level Simulation of Substrate Noise Coupling and Interference in RF ICs with CMOS Digital Noise Emulator. IEICE Transactions, 97-C(6):546-556, 2014. [doi]

This author has not been identified. Look up 'Naoya Azuma' in GoogleThis author has not been identified. Look up 'Shunsuke Shimazaki' in GoogleThis author has not been identified. Look up 'Noriyuki Miura' in GoogleThis author has not been identified. Look up 'Makoto Nagata' in GoogleThis author has not been identified. Look up 'Tomomitsu Kitamura' in GoogleThis author has not been identified. Look up 'Satoru Takahashi' in GoogleThis author has not been identified. Look up 'Motoki Murakami' in GoogleThis author has not been identified. Look up 'Kazuaki Hori' in GoogleThis author has not been identified. Look up 'Atsushi Nakamura' in GoogleThis author has not been identified. Look up 'Kenta Tsukamoto' in GoogleThis author has not been identified. Look up 'Mizuki Iwanami' in GoogleThis author has not been identified. Look up 'Eiji Hankui' in GoogleThis author has not been identified. Look up 'Sho Muroga' in GoogleThis author has not been identified. Look up 'Yasushi Endo' in GoogleThis author has not been identified. Look up 'Satoshi Tanaka' in GoogleThis author has not been identified. Look up 'Masahiro Yamaguchi' in Google

runs on WebDSL