A 7.6 mW, 214-fs RMS jitter 10-GHz phase-locked loop for 40-Gb/s serial link transmitter based on two-stage ring oscillator in 65-nm CMOS - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Woo-Rham Bae, Haram Ju, Kwanseo Park, Sung-Yong Cho, Deog Kyoon Jeong. A 7.6 mW, 214-fs RMS jitter 10-GHz phase-locked loop for 40-Gb/s serial link transmitter based on two-stage ring oscillator in 65-nm CMOS. In IEEE Asian Solid-State Circuits Conference, A-SSCC 2015, Xia'men, China, November 9-11, 2015. pages 1-4, IEEE, 2015. [doi]

This author has not been identified. Look up 'Woo-Rham Bae' in GoogleThis author has not been identified. Look up 'Haram Ju' in GoogleThis author has not been identified. Look up 'Kwanseo Park' in GoogleThis author has not been identified. Look up 'Sung-Yong Cho' in GoogleThis author has not been identified. Look up 'Deog Kyoon Jeong' in Google

runs on WebDSL