Parallel logic level simulation of VLSI circuits

Rajive Bagrodia, Zheng Li, Vikas Jha, Yuan Chen, Jason Cong. Parallel logic level simulation of VLSI circuits. In Winter Simulation Conference. pages 1354-1361, 1994. [doi]

Abstract

Abstract is missing.