Paresh Baidya, Rourab Paul, Vikas Srivastava, Sumit Kumar Debnath. Error Detection Schemes for Barrett Modular Multiplication of CT-BU on FPGA in PQC and FHE. IEEE Trans. Emerging Topics Comput., 14(2):734-745, April - June 2026. [doi]
Abstract is missing.