Issac L. Bain, Lance A. Glasser. Methodology Verification of Hierarchically Described VLSI Circuits. IEEE Trans. on CAD of Integrated Circuits and Systems, 6(1):111-115, 1987. [doi]
No references recorded for this publication.
No citations of this publication recorded.