- Bo Zhang 0098, Mingzhe Zhang, Shoumeng Yan. Exploration of Karatsuba Algorithm for Efficient Barrett Modular Multiplication. IEEE Trans. on CAD of Integrated Circuits and Systems, 45(2):867-881, February 2026.
- Kuncai Zhong, Jiangyuan Wang, Zexi Li, Haoran Jin, Weikang Qian, Jiliang Zhang 0002. Low-Cost High-Accuracy Random Number Source Design for Stochastic Computing via Exploitation of Uniform Spatial Distribution. IEEE Trans. on CAD of Integrated Circuits and Systems, 45(2):705-718, February 2026.
- Yang Liu 0376, Shuyang Li, Yu Li 0003, Ruiqi Chen 0001, Shun Li, Jun Yu 0010, Kun Wang 0005. DIF-LUT Pro: An Automated Tool for Simple yet Scalable Approximation of Nonlinear Activation on FPGA. IEEE Trans. on CAD of Integrated Circuits and Systems, 45(1):295-308, January 2026.
- Chandan Kumar Jha 0001, Simranjeet Singh, Khushboo Qayyum, Ankit Bende, Muhammad Hassan 0002, Vikas Rana, Farhad Merchant, Rolf Drechsler. veriSiM: Formal Verification of SPICE Netlists for MAGIC-Based Logic-in-Memory. IEEE Trans. on CAD of Integrated Circuits and Systems, 45(2):845-854, February 2026.
- Jinyang Li 0001, Samudra Dasgupta, Yuhong Song, Lei Yang 0018, Travis S. Humble, Weiwen Jiang. Computational Performance Bounds Prediction in Quantum Computing With Unstable Noise. IEEE Trans. on CAD of Integrated Circuits and Systems, 45(2):969-982, February 2026.
- Jinyi Chen, Jianfeng Zhu 0001, Xingchen Man, Guihuan Song, Zijiao Ma, Shanxin Chen, Chunyang Feng, Yang Liu 0326, Shaojun Wei, Leibo Liu. EDWAC: A Deadlock-Free Scheme for Compiling Whole Programs Onto Dynamically Reconfigurable Dataflow Architectures. IEEE Trans. on CAD of Integrated Circuits and Systems, 45(1):204-217, January 2026.
- Tianrui Ma, Zhe Gao, Zhe Chen, Ramakrishna Kakarala, Charles Shan, Weidong Cao 0001, Xuan Zhang 0001. Systematic Methodology of Modeling and Design Space Exploration for CMOS Image Sensors. IEEE Trans. on CAD of Integrated Circuits and Systems, 45(2):1047-1060, February 2026.
- Lancheng Zou, Shuo Yin, Mingjun Li, Mingzi Wang, Chen Bai, Wenqian Zhao 0002, Bei Yu 0001. Oiso: Outlier-Isolated Data Format for Low-Bit Large Language Model Quantization. IEEE Trans. on CAD of Integrated Circuits and Systems, 45(2):929-942, February 2026.
- Saeed Aghapour, Kasra Ahmadi, Mehran Mozaffari Kermani, Reza Azarderakhsh. Partial Recomputation Fault Detection Architecture for Multiple-Precision Montgomery Modular Multiplication. IEEE Trans. on CAD of Integrated Circuits and Systems, 45(2):1042-1046, February 2026.
- Irith Pomeranz. Modular Functional Test Sequences for Test Compaction. IEEE Trans. on CAD of Integrated Circuits and Systems, 45(1):407-417, January 2026.