- Jinyi Shen, Fan Yang 0001, Li Shang, Changhao Yan, Zhaori Bi, Dian Zhou, Xuan Zeng 0001. ATOM: An Automatic Topology Synthesis Framework for Operational Amplifiers. IEEE Trans. on CAD of Integrated Circuits and Systems, 44(3):1193-1198, March 2025.
- Hao Lv, Lei Zhang 0008, Ying Wang 0001. Improving DNN Accuracy on MLC PIM via Non-Ideal PIM Device Fine-Tuning. IEEE Trans. on CAD of Integrated Circuits and Systems, 44(6):2277-2286, June 2025.
- Ruifeng Tu, Meng Zhang 0014, Changsheng Xie, Fei Wu 0005. RaPC: Raw Bit Error Rate Aware Polar Coding for 3-D nand Flash Memory. IEEE Trans. on CAD of Integrated Circuits and Systems, 44(9):3546-3559, September 2025.
- K. Madhu Kiran, Rohit Dhiman. Sampling-Biorthogonal Time-Domain Technique for Temperature-Dependent Transient Analysis of Coaxial-TGVs in 3-D Integration. IEEE Trans. on CAD of Integrated Circuits and Systems, 44(9):3560-3570, September 2025.
- Shan Li, Zheliang Xu, Haihua Shen, Huawei Li 0001. Oxpecker: Leaking Secrets via Fetch Target Queue. IEEE Trans. on CAD of Integrated Circuits and Systems, 44(7):2461-2474, July 2025.
- Ning Li, Dejian Li, Zhipeng Wu, Peiguang Jing, Sio-Hang Pun, Yu Liu 0004. SubMap: A Partial Mapping Strategy for CGRA Based on sub-CGRA Exploration. IEEE Trans. on CAD of Integrated Circuits and Systems, 44(7):2827-2831, July 2025.
- Shaoqi Yang, Meng Zhang 0014, Xuepeng Zhan, Peng Guo, Xiaohuan Zhao, Guangkuo Yang, Xinyi Guo, Jixuan Wu, Fei Wu 0005, Jiezhi Chen. Retention Accelerated Testing for 3-D QLC nand Flash Memory: Characterization, Analysis, and Modeling. IEEE Trans. on CAD of Integrated Circuits and Systems, 44(7):2779-2788, July 2025.
- Huize Li, Dan Chen 0006, Tulika Mitra. SPLIM: Bridging the Gap Between Unstructured SpGEMM and Structured In-Situ Computing. IEEE Trans. on CAD of Integrated Circuits and Systems, 44(6):2412-2423, June 2025.
- Kui Dai, Zheren Xie, Shuanglong Liu. DCP-CNN: Efficient Acceleration of CNNs With Dynamic Computing Parallelism on FPGA. IEEE Trans. on CAD of Integrated Circuits and Systems, 44(2):540-553, February 2025.
- Siting Liu 0002, Ziyi Wang, Fangzhou Liu, Yibo Lin, Bei Yu 0001, Martin D. F. Wong. Sign-Off Timing Considerations via Concurrent Routing Topology Optimization. IEEE Trans. on CAD of Integrated Circuits and Systems, 44(5):1942-1953, May 2025.