Design of a VLSI circuit for on-line evaluation of several elementary functions using their Taylor expansions

Jean-Claude Bajard, Alain Guyot, Jean-Michel Muller, Ali Skaf. Design of a VLSI circuit for on-line evaluation of several elementary functions using their Taylor expansions. In International Conference on Application-Specific Array Processors, ASAP 1993, Proceedings, Venice, Italy, 25-27 October, 1993. pages 526-535, IEEE, 1993. [doi]

No reviews for this publication, yet.