Efficient DSP algorithm development for FPGA and ASIC technologies

Shiv Balakrishnan, Chris Eddington. Efficient DSP algorithm development for FPGA and ASIC technologies. In IFIP VLSI-SoC 2007, IFIP WG 10.5 International Conference on Very Large Scale Integration of System-on-Chip, Atlanta, GA, USA, 15-17 October 2007. pages 168-171, IEEE, 2007. [doi]

Abstract

Abstract is missing.