A Hierarchical Approach to the Formal Verification of Embedded Systems Using MDGs

Subhashini Balakrishnan, Sofiène Tahar. A Hierarchical Approach to the Formal Verification of Embedded Systems Using MDGs. In 9th Great Lakes Symposium on VLSI (GLS-VLSI 99), 4-6 March 1999, Ann Arbor, MI, USA. pages 284-287, IEEE Computer Society, 1999. [doi]

Authors

Subhashini Balakrishnan

This author has not been identified. Look up 'Subhashini Balakrishnan' in Google

Sofiène Tahar

This author has not been identified. Look up 'Sofiène Tahar' in Google