FPGA design and implementation of truncated multipliers using bypassing technique

S. Balamurugan, Balakumaran Srirangaswamy, R. Marimuthu, P. S. Mallick. FPGA design and implementation of truncated multipliers using bypassing technique. In K. Gopalan, Sabu M. Thampi, editors, 2012 International Conference on Advances in Computing, Communications and Informatics, ICACCI '12, Chennai, India, August 3-5, 2012. pages 1111-1117, ACM, 2012. [doi]

Authors

S. Balamurugan

This author has not been identified. Look up 'S. Balamurugan' in Google

Balakumaran Srirangaswamy

This author has not been identified. Look up 'Balakumaran Srirangaswamy' in Google

R. Marimuthu

This author has not been identified. Look up 'R. Marimuthu' in Google

P. S. Mallick

This author has not been identified. Look up 'P. S. Mallick' in Google