An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing

Aydin O. Balkan, Gang Qu, Uzi Vishkin. An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing. In Limor Fix, editor, Proceedings of the 45th Design Automation Conference, DAC 2008, Anaheim, CA, USA, June 8-13, 2008. pages 435-440, ACM, 2008. [doi]

Authors

Aydin O. Balkan

This author has not been identified. Look up 'Aydin O. Balkan' in Google

Gang Qu

This author has not been identified. Look up 'Gang Qu' in Google

Uzi Vishkin

This author has not been identified. Look up 'Uzi Vishkin' in Google