11.7 A load-aware pre-emphasis column driver with 27% settling-time reduction in ±18% panel-load RC delay variation for 240Hz UHD flat-panel displays - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Jun-Suk Bang, Hyunsik Kim, Kye-Seok Yoon, Sang-Han Lee, Se-Hong Park, Ohjo Kwon, Choongsun Shin, Seonki Kim, Gyu-Hyeong Cho. 11.7 A load-aware pre-emphasis column driver with 27% settling-time reduction in ±18% panel-load RC delay variation for 240Hz UHD flat-panel displays. In 2016 IEEE International Solid-State Circuits Conference, ISSCC 2016, San Francisco, CA, USA, January 31 - February 4, 2016. pages 212-213, IEEE, 2016. [doi]

This author has not been identified. Look up 'Jun-Suk Bang' in GoogleThis author has not been identified. Look up 'Hyunsik Kim' in GoogleThis author has not been identified. Look up 'Kye-Seok Yoon' in GoogleThis author has not been identified. Look up 'Sang-Han Lee' in GoogleThis author has not been identified. Look up 'Se-Hong Park' in GoogleThis author has not been identified. Look up 'Ohjo Kwon' in GoogleThis author has not been identified. Look up 'Choongsun Shin' in GoogleThis author has not been identified. Look up 'Seonki Kim' in GoogleThis author has not been identified. Look up 'Gyu-Hyeong Cho' in Google

runs on WebDSL