The following publications are possibly variants of this publication:
- Twofold state assignment for FPGA-based mealy FSMsAlexander Barkalov, Larysa Titarenko, Kamil Mielcarek. mocast 2018: 1-4 [doi]
- Hardware Reduction for Lut-Based Mealy FSMsAlexander Barkalov, Larysa Titarenko, Kamil Mielcarek. amcs, 28(3):595-607, 2018. [doi]
- Improving characteristics of LUT-based Mealy FSMsAlexander Barkalov 0001, Larysa Titarenko, Kamil Mielcarek. amcs, 30(4):745-759, 2020. [doi]
- Encoding of Terms in LUT-based Mealy FSMsAlexander Barkalov, Larysa Titarenko, Malgorzata Mazurkiewicz, Kamil Mielcarek. mixdes 2018: 145-148 [doi]
- Mixed Encoding of Collections of Output Variables for LUT-Based Mealy FSMsAlexander Barkalov, Larysa Titarenko, Slawomir Chmielewski. jcsc, 28(8):1950131, 2019. [doi]
- Reducing LUT Count for Mealy FSMs With Transformation of StatesAlexander A. Barkalov, Larysa Titarenko, Kamil Mielcarek. tcad, 41(5):1400-1411, 2022. [doi]
- EMB - Based Design of Mealy FSMAlexander Barkalov, Larysa Titarenko, Malgorzata Kolopienczyk. pdes 2013: 215-220 [doi]
- Design of CPLD-based mealy FSMs with countersAlexander Barkalov, Larysa Titarenko, Slawomir Chmielewski. mocast 2018: 1-4 [doi]
- Design of FPGA-based Mealy FSMs with CountersAlexander Barkalov, Larysa Titarenko, Kamil Mielcarek, Slawomir Chmielewski. mixdes 2018: 136-139 [doi]
- Design of FPGA-Based Mealy FSMs with CountersAlexander Barkalov, Larysa Titarenko, Slawomir Chmielewski, Kamil Mielcarek. mocast 2019: 1-4 [doi]
- Improving the LUT Count for Mealy FSMS with Transformation of Output CollectionsAlexander Barkalov 0001, Larysa Titarenko, Malgorzata Mazurkiewicz. amcs, 32(3):479-494, 2022. [doi]