Sampada Barve, Sithara Raveendran, Charudatta Korde, Trilochan Panigrahi, Nithin Y. B. Kumar, M. H. Vasantha. FPGA Implementation of Square and Cube Architecture Using Vedic Mathematics. In IEEE International Symposium on Smart Electronic Systems, iSES 2018 (Formerly iNiS), Hyderabad, India, December 17-19, 2018. pages 6-10, IEEE, 2018. [doi]
No references recorded for this publication.
No citations of this publication recorded.