An FPGA-based irrational decimator for digital receivers

Amir Beygi, Ali Mohammadi, Adib Abrishamifar. An FPGA-based irrational decimator for digital receivers. In 9th International Symposium on Signal Processing and Its Applications, ISSPA 2007, Sharjah, United Arab Emirates, February 12-15, 2007. pages 1-4, IEEE, 2007. [doi]

Authors

Amir Beygi

This author has not been identified. Look up 'Amir Beygi' in Google

Ali Mohammadi

This author has not been identified. Look up 'Ali Mohammadi' in Google

Adib Abrishamifar

This author has not been identified. Look up 'Adib Abrishamifar' in Google