Design & Simulation of a High Performance Rail-to-Rail CMOS Op-Amp at ± 3V Supply

Madhu Bhaskaran, Sharath Sriram, Aleksandar Stojcevski, Aladin Zayegh. Design & Simulation of a High Performance Rail-to-Rail CMOS Op-Amp at ± 3V Supply. In Third IEEE International Workshop on Electronic Design, Test and Applications (DELTA 2006), 17-19 January 2006, Kuala Lumpur, Malaysia. pages 219-222, IEEE Computer Society, 2006. [doi]

Authors

Madhu Bhaskaran

This author has not been identified. Look up 'Madhu Bhaskaran' in Google

Sharath Sriram

This author has not been identified. Look up 'Sharath Sriram' in Google

Aleksandar Stojcevski

This author has not been identified. Look up 'Aleksandar Stojcevski' in Google

Aladin Zayegh

This author has not been identified. Look up 'Aladin Zayegh' in Google