Pulkit Bhatnagar, Sachin Garg. Dynamic Threshold Delay Characterization Model for Improved Static Timing Analysis. J. Electronic Testing, 30(5):495-504, 2014. [doi]
No references recorded for this publication.
No citations of this publication recorded.