A 90 nm leakage control transistor based clock gating for low power flip flop applications

Pritam Bhattacharjee, Alak Majumder, Tushar Dhabal Das. A 90 nm leakage control transistor based clock gating for low power flip flop applications. In IEEE 59th International Midwest Symposium on Circuits and Systems, MWSCAS 2016, Abu Dhabi, United Arab Emirates, October 16-19, 2016. pages 1-4, IEEE, 2016. [doi]

Authors

Pritam Bhattacharjee

This author has not been identified. Look up 'Pritam Bhattacharjee' in Google

Alak Majumder

This author has not been identified. Look up 'Alak Majumder' in Google

Tushar Dhabal Das

This author has not been identified. Look up 'Tushar Dhabal Das' in Google