Gate-level power and current simulation of CMOS integrated circuits

Alessandro Bogliolo, Luca Benini, Giovanni De Micheli, Bruno Riccò. Gate-level power and current simulation of CMOS integrated circuits. IEEE Trans. VLSI Syst., 5(4):473-488, 1997. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.