System Level Power Modeling and Simulation of High-End Industrial Network-on-Chip - researchr publication related

researchr

You are not signed in
Sign in
Sign up

Andrea Bona, Vittorio Zaccaria, Roberto Zafalon. System Level Power Modeling and Simulation of High-End Industrial Network-on-Chip. In 2004 Design, Automation and Test in Europe Conference and Exposition (DATE 2004), 16-20 February 2004, Paris, France. pages 318-323, IEEE Computer Society, 2004. [doi]

The following publications are possibly variants of this publication:

System Level Power Modeling and Simulation of High-End Industrial Network-On-ChipAndrea Bona, Vittorio Zaccaria, Roberto Zafalon. In Enrico Macii, editor, Ultra Low-Power Electronics and Design. pages 233-254, Kluwer / Springer, 2004. [doi]

runs on WebDSL