A Parallel Algorithm for the Technology Mapping of LUT-Based FPGAs

Vamsi Boppana, Prashant Saxena, Prithviraj Banerjee, W. Kent Fuchs, C. L. Liu. A Parallel Algorithm for the Technology Mapping of LUT-Based FPGAs. In Luc Bougé, Pierre Fraigniaud, Anne Mignotte, Yves Robert, editors, Euro-Par 96 Parallel Processing, Second International Euro-Par Conference, Lyon, France, August 26-29, 1996, Proceedings, Volume I. Volume 1123 of Lecture Notes in Computer Science, pages 828-831, Springer, 1996.

Authors

Vamsi Boppana

This author has not been identified. Look up 'Vamsi Boppana' in Google

Prashant Saxena

This author has not been identified. Look up 'Prashant Saxena' in Google

Prithviraj Banerjee

This author has not been identified. Look up 'Prithviraj Banerjee' in Google

W. Kent Fuchs

This author has not been identified. Look up 'W. Kent Fuchs' in Google

C. L. Liu

This author has not been identified. Look up 'C. L. Liu' in Google