A 7nm Leakage-Current-Supply Circuit for LDO Dropout Voltage Reduction

Keith A. Bowman, Samantak Gangopadhyay, Francois Atallah, Hoan Nguyen, Jihoon Jeong, Daniel Yingling, Anthony Polomik, Mahesh Harinath, Nathaniel Reeves, Amer Cassier, Brad Appel, Arijit Raychowdhury. A 7nm Leakage-Current-Supply Circuit for LDO Dropout Voltage Reduction. In 2019 Symposium on VLSI Circuits, Kyoto, Japan, June 9-14, 2019. pages 126, IEEE, 2019. [doi]

Authors

Keith A. Bowman

This author has not been identified. Look up 'Keith A. Bowman' in Google

Samantak Gangopadhyay

This author has not been identified. Look up 'Samantak Gangopadhyay' in Google

Francois Atallah

This author has not been identified. Look up 'Francois Atallah' in Google

Hoan Nguyen

This author has not been identified. Look up 'Hoan Nguyen' in Google

Jihoon Jeong

This author has not been identified. Look up 'Jihoon Jeong' in Google

Daniel Yingling

This author has not been identified. Look up 'Daniel Yingling' in Google

Anthony Polomik

This author has not been identified. Look up 'Anthony Polomik' in Google

Mahesh Harinath

This author has not been identified. Look up 'Mahesh Harinath' in Google

Nathaniel Reeves

This author has not been identified. Look up 'Nathaniel Reeves' in Google

Amer Cassier

This author has not been identified. Look up 'Amer Cassier' in Google

Brad Appel

This author has not been identified. Look up 'Brad Appel' in Google

Arijit Raychowdhury

This author has not been identified. Look up 'Arijit Raychowdhury' in Google