New Validation and Test Problems for High Performance Deep Submicron VLSI Circuits

New Validation and Test Problems for High Performance Deep Submicron VLSI Circuits. In 13th International Conference on VLSI Design (VLSI Design 2000), 4-7 January 2000, Calcutta, India. pages 8, IEEE Computer Society, 2000.

Abstract

Abstract is missing.