A conflict-free memory mapping approach to design parallel hardware interleaver architectures with optimized network and controller

Aroua Briki, Cyrille Chavet, Philippe Coussy. A conflict-free memory mapping approach to design parallel hardware interleaver architectures with optimized network and controller. In IEEE Workshop on Signal Processing Systems, SiPS 2013, Taipei City, Taiwan, October 16-18, 2013. pages 201-206, IEEE, 2013. [doi]

Authors

Aroua Briki

This author has not been identified. Look up 'Aroua Briki' in Google

Cyrille Chavet

This author has not been identified. Look up 'Cyrille Chavet' in Google

Philippe Coussy

This author has not been identified. Look up 'Philippe Coussy' in Google