Processor verification using efficient reductions of the logic of uninterpreted functions to propositional logic

Randal E. Bryant, Steven M. German, Miroslav N. Velev. Processor verification using efficient reductions of the logic of uninterpreted functions to propositional logic. ACM Trans. Comput. Log., 2(1):93-134, 2001. [doi]

No reviews for this publication, yet.