FPGA Based Hardware Accelerator Design for Convolution Process in Convolutional Neural Network - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Ardian Dwi C, Trio Adiono, Nana Sutisna. FPGA Based Hardware Accelerator Design for Convolution Process in Convolutional Neural Network. In International Conference on Electrical Engineering and Informatics, ICEEI 2021, Kuala Terengganu, Malaysia, October 12-13, 2021. pages 1-5, IEEE, 2021. [doi]

This author has not been identified. Look up 'Ardian Dwi C' in GoogleThis author has not been identified. Look up 'Trio Adiono' in GoogleThis author has not been identified. Look up 'Nana Sutisna' in Google

runs on WebDSL