A clocking technique for FPGA pipelined designs

Oswaldo Cadenas, Graham M. Megson. A clocking technique for FPGA pipelined designs. Journal of Systems Architecture, 50(11):687-696, 2004. [doi]

Abstract

Abstract is missing.