On Proving Circuit Lower Bounds against the Polynomial-Time Hierarchy

Jin-yi Cai, Osamu Watanabe. On Proving Circuit Lower Bounds against the Polynomial-Time Hierarchy. SIAM Journal on Computing, 33(4):984-1009, 2004. [doi]

Abstract

Abstract is missing.