Efficient Check Node Processing Architectures for Non-binary LDPC Decoding Using Power Representation - researchr publication references

researchr

You are not signed in
Sign in
Sign up

Fang Cai, Xinmiao Zhang. Efficient Check Node Processing Architectures for Non-binary LDPC Decoding Using Power Representation. VLSI Signal Processing, 76(2):211-222, 2014. [doi]

No references recorded for this publication.

No citations of this publication recorded.

runs on WebDSL