Application of Internode Model to Global Power Consumption Estimation in SCMOS Gates - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Alejandro Millán Calderón, Manuel Jesús Bellido Díaz, Jorge Juan-Chico, Paulino Ruiz-de-Clavijo, David Guerrero Martos, Enrique Ostúa, Julian Viejo. Application of Internode Model to Global Power Consumption Estimation in SCMOS Gates. In Vassilis Paliouras, Johan Vounckx, Diederik Verkest, editors, Integrated Circuit and System Design, Power and Timing Modeling, Optimization and Simulation, 15th International Workshop, PATMOS 2005, Leuven, Belgium, September 21-23, 2005, Proceedings. Volume 3728 of Lecture Notes in Computer Science, pages 337-347, Springer, 2005. [doi]

This author has not been identified. Look up 'Alejandro Millán Calderón' in GoogleThis author has not been identified. Look up 'Manuel Jesús Bellido Díaz' in GoogleThis author has not been identified. Look up 'Jorge Juan-Chico' in GoogleThis author has not been identified. Look up 'Paulino Ruiz-de-Clavijo' in GoogleThis author has not been identified. Look up 'David Guerrero Martos' in GoogleThis author has not been identified. Look up 'Enrique Ostúa' in GoogleThis author has not been identified. Look up 'Julian Viejo' in Google

runs on WebDSL