Sub-threshold Circuit Design with Shrinking CMOS Devices

Benton H. Calhoun, Sudhanshu Khanna, Randy W. Mann, Jiajing Wang. Sub-threshold Circuit Design with Shrinking CMOS Devices. In International Symposium on Circuits and Systems (ISCAS 2009), 24-17 May 2009, Taipei, Taiwan. pages 2541-2544, IEEE, 2009. [doi]

Authors

Benton H. Calhoun

This author has not been identified. Look up 'Benton H. Calhoun' in Google

Sudhanshu Khanna

This author has not been identified. Look up 'Sudhanshu Khanna' in Google

Randy W. Mann

This author has not been identified. Look up 'Randy W. Mann' in Google

Jiajing Wang

This author has not been identified. Look up 'Jiajing Wang' in Google