A scalable VLSI speed/area tunable sorting network

Giuseppe Campobello, Marco Russo. A scalable VLSI speed/area tunable sorting network. Journal of Systems Architecture, 52(10):589-602, 2006. [doi]

Authors

Giuseppe Campobello

This author has not been identified. Look up 'Giuseppe Campobello' in Google

Marco Russo

This author has not been identified. Look up 'Marco Russo' in Google