A scalable VLSI speed/area tunable sorting network

Giuseppe Campobello, Marco Russo. A scalable VLSI speed/area tunable sorting network. Journal of Systems Architecture, 52(10):589-602, 2006. [doi]

Abstract

Abstract is missing.