Enabling Fast and Highly Effective FPGA Design Process Using the CAPI SNAP Framework

Alexandre Castellane, Bruno Mesnet. Enabling Fast and Highly Effective FPGA Design Process Using the CAPI SNAP Framework. In Michèle Weiland, Guido Juckeland, Sadaf R. Alam, Heike Jagode, editors, High Performance Computing - ISC High Performance 2019 International Workshops, Frankfurt, Germany, June 16-20, 2019, Revised Selected Papers. Volume 11887 of Lecture Notes in Computer Science, pages 317-329, Springer, 2019. [doi]

Authors

Alexandre Castellane

This author has not been identified. Look up 'Alexandre Castellane' in Google

Bruno Mesnet

This author has not been identified. Look up 'Bruno Mesnet' in Google