Novel on-chip circuit for jitter testing in high-speed PLLs

José Manuel Cazeaux, Martin Omaña, Cecilia Metra. Novel on-chip circuit for jitter testing in high-speed PLLs. IEEE T. Instrumentation and Measurement, 54(5):1779-1788, 2005. [doi]

Abstract

Abstract is missing.