Researchr is a web site for finding, collecting, sharing, and reviewing scientific publications, for researchers by researchers.
Sign up for an account to create a profile with publication list, tag and review your related work, and share bibliographies with your co-authors.
Peter Celinski, Derek Abbott, Sorin Cotofana. Area efficient, high speed parallel counter circuits using charge recycling threshold logic. In ISCAS (3). pages 233-236, 2003. [doi]
Possibly Related PublicationsThe following publications are possibly variants of this publication: Low depth carry lookahead addition using charge recycling threshold logicPeter Celinski, Said F. Al-Sarawi, Derek Abbott, José Francisco López. iscas 2002: 469-472 [doi] Hybrid Parallel Counters - Domino and Threshold LogicTroy D. Townsend, Peter Celinski, Said F. Al-Sarawi, Michael J. Liebelt. isvlsi 2004: 275-276 [doi] Delay Evaluation of High Speed Data-Path Circuits Based on Threshold LogicPeter Celinski, Derek Abbott, Sorin Cotofana. patmos 2004: 899-906 [doi]
The following publications are possibly variants of this publication: