Area efficient, high speed parallel counter circuits using charge recycling threshold logic

Peter Celinski, Derek Abbott, Sorin Cotofana. Area efficient, high speed parallel counter circuits using charge recycling threshold logic. In ISCAS (3). pages 233-236, 2003. [doi]

Abstract

Abstract is missing.