Fully integrated multi-level non-overlapping clock phase generator for pipelined ADCs in SiGe BiCMOS 0.13 μm

Hakan Cetinkaya, Alper Girgin, Tufan Coskun Karalar. Fully integrated multi-level non-overlapping clock phase generator for pipelined ADCs in SiGe BiCMOS 0.13 μm. Microelectronics Journal, 139:105840, September 2023. [doi]

Authors

Hakan Cetinkaya

This author has not been identified. Look up 'Hakan Cetinkaya' in Google

Alper Girgin

This author has not been identified. Look up 'Alper Girgin' in Google

Tufan Coskun Karalar

This author has not been identified. Look up 'Tufan Coskun Karalar' in Google