TLP analysis of 0.125 mum CMOS ESD input protection circuit

Michael Chaine, James Davis, Al Kearney. TLP analysis of 0.125 mum CMOS ESD input protection circuit. Microelectronics Reliability, 45(2):223-231, 2005. [doi]

Authors

Michael Chaine

This author has not been identified. Look up 'Michael Chaine' in Google

James Davis

This author has not been identified. Look up 'James Davis' in Google

Al Kearney

This author has not been identified. Look up 'Al Kearney' in Google