A hierarchical approach towards system level static timing verification of SoCs

Rupsa Chakraborty, Dipanwita Roy Chowdhury. A hierarchical approach towards system level static timing verification of SoCs. In 27th International Conference on Computer Design, ICCD 2009, Lake Tahoe, CA, USA, October 4-7, 2009. pages 201-206, IEEE, 2009. [doi]

Authors

Rupsa Chakraborty

This author has not been identified. Look up 'Rupsa Chakraborty' in Google

Dipanwita Roy Chowdhury

This author has not been identified. Look up 'Dipanwita Roy Chowdhury' in Google