High Performance FPGA Implementation of the Mersenne Twister - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Shrutisagar Chandrasekaran, Abbes Amira. High Performance FPGA Implementation of the Mersenne Twister. In 4th IEEE International Symposium on Electronic Design, Test and Applications, DELTA 2008, Hong Kong, January 23-25, 2008. pages 482-485, IEEE Computer Society, 2008. [doi]

This author has not been identified. Look up 'Shrutisagar Chandrasekaran' in GoogleThis author has not been identified. Look up 'Abbes Amira' in Google

runs on WebDSL