Structural Fault Based Specification Reduction for Testing Analog Circuits

Soon-Jyh Chang, Chung-Len Lee, Jwu E. Chen. Structural Fault Based Specification Reduction for Testing Analog Circuits. J. Electronic Testing, 18(6):571-581, 2002. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.